处理器 syntacore
SCR1 is a high-quality open-source RISC-V MCU core in Verilog
Soft-core processors and SoC designs that turn an FPGA into a programmable compute unit.
The project covers topics such as core, ip, risc-v, riscv, rtl, rv32e, rv32emc, rv32i.
This page is auto-synced from the repository metadata and refreshed weekly from GitHub.
Related projects