处理器 darklife
opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
Soft-core processors and SoC designs that turn an FPGA into a programmable compute unit.
The project covers topics such as core, fpga, risc-v, riscv, verilog.
This page is auto-synced from the repository metadata and refreshed weekly from GitHub.
Related projects