处理器 SpinalHDL
A FPGA friendly 32 bit RISC-V CPU implementation
Soft-core processors and SoC designs that turn an FPGA into a programmable compute unit.
The project covers topics such as cpu, fpga, riscv, soc, softcore, spinalhdl, verilog, vhdl.
This page is auto-synced from the repository metadata and refreshed weekly from GitHub.
Related projects