处理器 Nic30
Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
Soft-core processors and SoC designs that turn an FPGA into a programmable compute unit.
The project covers topics such as antrl4, fpga, parser, python, systemverilog, systemverilog-parser, verilog, verilog-parser.
This page is auto-synced from the repository metadata and refreshed weekly from GitHub.