处理器 JacobMcSeveney
Open-source multi-channel DDR DMA controller for FPGA: 4 write channels, 5 read channels, async FIFOs, address generation, and arbitration.
Soft-core processors and SoC designs that turn an FPGA into a programmable compute unit.
The project covers topics such as adc, awg, axi4, clc, cmp, ddr, dma, dspic.
This page is auto-synced from the repository metadata and refreshed weekly from GitHub.