工具链 VUnit
VUnit is a unit testing framework for VHDL/SystemVerilog
EDA, simulation, synthesis and place-and-route tools — the infrastructure of the FPGA flow.
The project covers topics such as asic, fpga, systemverilog-hdl, testbench, unit-testing, universal-verification-methodology, verification, verilog-hdl.
This page is auto-synced from the repository metadata and refreshed weekly from GitHub.