fpga.love ← Back to projects
Home / Projects / veryl

veryl

其他 veryl-lang

Veryl: A Modern Hardware Description Language

Open-source work related to the FPGA ecosystem.

The project covers topics such as hdl, rtl, rust, systemverilog, verilog.

This page is auto-synced from the repository metadata and refreshed weekly from GitHub.

Stars1,055
Forks82
LanguageRust
LicenseApache-2.0
Last push2026-11-07
Repositoryhttps://github.com/veryl-lang/veryl
View source and README on GitHub

Topics

hdlrtlrustsystemverilogverilog

Related projects