工具链 verilog-to-routing
Verilog to Routing -- Open Source CAD Flow for FPGA Research
EDA, simulation, synthesis and place-and-route tools — the infrastructure of the FPGA flow.
The project covers topics such as cad, eda, fpga, placement, routing, synthesis, verilog, vpr.
This page is auto-synced from the repository metadata and refreshed weekly from GitHub.