工具链 ultraembedded
Various HDL (Verilog) IP Cores
EDA, simulation, synthesis and place-and-route tools — the infrastructure of the FPGA flow.
The project covers topics such as asic, audio, fpga, i2s, rtl, sdram, spi, sram.
This page is auto-synced from the repository metadata and refreshed weekly from GitHub.