工具链 TerosTechnology
VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
EDA, simulation, synthesis and place-and-route tools — the infrastructure of the FPGA flow.
The project covers topics such as fpga, systemverilog, verilog, vhdl.
This page is auto-synced from the repository metadata and refreshed weekly from GitHub.