工具链 suoto
Repurposing existing HDL tools to help writing better code
EDA, simulation, synthesis and place-and-route tools — the infrastructure of the FPGA flow.
The project covers topics such as coc-nvim, emacs-lsp, ghdl, hdl, hdl-checker, language-server, lsp-server, mentor-msim.
This page is auto-synced from the repository metadata and refreshed weekly from GitHub.