工具链 sergeykhbr
Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
EDA, simulation, synthesis and place-and-route tools — the infrastructure of the FPGA flow.
The project covers topics such as cpu, debugger, qt, riscv, simulator, soc, systemc, vhdl.
This page is auto-synced from the repository metadata and refreshed weekly from GitHub.