其他 Redcrafter
This project will compile verilog (a hardware description language) into factorio blueprints.
Open-source work related to the FPGA ecosystem.
The project covers topics such as compiler, factorio, verilog.
This page is auto-synced from the repository metadata and refreshed weekly from GitHub.