工具链 pulp-platform
AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
EDA, simulation, synthesis and place-and-route tools — the infrastructure of the FPGA flow.
The project covers topics such as asic, axi, axi4, axi4-lite, fpga, hardware, ip, network-on-chip.
This page is auto-synced from the repository metadata and refreshed weekly from GitHub.