工具链 Nic30
VHDL/Verilog/SystemC code generator, simulator API written in python/c++
EDA, simulation, synthesis and place-and-route tools — the infrastructure of the FPGA flow.
The project covers topics such as codegen, codegenerator, compiler, fpga, hcl, hls, rtl, simulator.
This page is auto-synced from the repository metadata and refreshed weekly from GitHub.