工具链 jeremiah-c-leary
Style guide enforcement for VHDL
EDA, simulation, synthesis and place-and-route tools — the infrastructure of the FPGA flow.
The project covers topics such as beautify, coding, guide, linting, standard, style, styleguide, vhdl.
This page is auto-synced from the repository metadata and refreshed weekly from GitHub.