工具链 howerj
A Forth CPU and System on a Chip, based on the J1, written in VHDL
EDA, simulation, synthesis and place-and-route tools — the infrastructure of the FPGA flow.
The project covers topics such as c, cpu, forth, fpga, processor, simulator, softcore, target-board.
This page is auto-synced from the repository metadata and refreshed weekly from GitHub.