工具链 hdl-modules
A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
EDA, simulation, synthesis and place-and-route tools — the infrastructure of the FPGA flow.
The project covers topics such as altera, amd, asic, asynchronous-fifo, axi, axi-lite, cdc, clock-domain-crossing.
This page is auto-synced from the repository metadata and refreshed weekly from GitHub.