工具链 hdl
A curated list of awesome resources for HDL design and verification
EDA, simulation, synthesis and place-and-route tools — the infrastructure of the FPGA flow.
The project covers topics such as awesome-list, hdl, verilog, vhdl.
This page is auto-synced from the repository metadata and refreshed weekly from GitHub.