工具链 google
XLS: Accelerated HW Synthesis
EDA, simulation, synthesis and place-and-route tools — the infrastructure of the FPGA flow.
The project covers topics such as compiler, high-level-synthesis, hls, mid-level-synthesis, open-source, pipeline, verilog.
This page is auto-synced from the repository metadata and refreshed weekly from GitHub.