其他 clash-lang
Haskell to VHDL/Verilog/SystemVerilog compiler
Open-source work related to the FPGA ecosystem.
The project covers topics such as asic, fpga, hardware-description-language, haskell, systemverilog, verilog, vhdl.
This page is auto-synced from the repository metadata and refreshed weekly from GitHub.