例程教程 Lay007
Bilingual FPGA-based SDR course for Zynq with labs, hardware workflow, MATLAB/Simulink and DSP implementation track
Starter examples and teaching projects for quick validation.
The project covers topics such as ad9363, dsp, matlab, sdr, simulink, zynq.
This page is auto-synced from the repository metadata and refreshed weekly from GitHub.
Related projects