fpga.love ← Back to projects
Home / Projects / hdmi

hdmi

接口协议 hdl-util

Send video/audio over HDMI on an FPGA

High-speed interfaces and buses: PCIe, Ethernet, DDR and similar links.

The project covers topics such as altera, audio, dvi, fpga, hdlmake, hdmi, intel, quartus.

This page is auto-synced from the repository metadata and refreshed weekly from GitHub.

Stars1,315
Forks149
LanguageSystemVerilog
LicenseNOASSERTION
Last push2026-07-13
Repositoryhttps://github.com/hdl-util/hdmi
Homepagehttps://purisa.me/blog/hdmi-released/
View source and README on GitHub

Topics

alteraaudiodvifpgahdlmakehdmiintelquartus

Related projects